Abstract-This paper examines the impact of integrator-based sensor interface circuit parameters, optical parameters, and noise on the limit of detection (LOD) of a fluorescence measurement lab-on-a-chip (LOC) device. Fluorescence detection is a powerful form of signal measurement for LOC-based bio-diagnostic assays. Reduction of the LOD enables a lower concentration of analyte to be measured, diversifying applications of LOC technology. An optical system model of a proposed LOC device is described. This device contains a photodiode and a capacitive transimpedance amplifier (CTIA) sensor interface constructed in a standard complementary metal-oxide-semiconductor (CMOS) technology. Analysis of the noise produced by the interface electronics and photodiode is then carried out, enabling the LOD of the system to be parametrized. The impact of circuit and system parameters on the LOD is then evaluated and compared to simulated and measured results.
I. INTRODUCTION
Heterogeneous integration of complementary metal-oxidesemiconductor (CMOS) microelectronics with microfluidic systems promises to reduce the form factor, minimize required sample size, and increase the portability of lab-on-a-chip (LOC) devices for bio-diagnostic applications. These devices are often designed to detect fluorophore-labeled biomolecular species such as DNA for such applications as on-chip capillary electrophoresis and polymerase chain reaction (PCR) [1] , [2] . A fluorophore absorbs excitation photons, as determined by the Beer-Lambert law, and re-emits photons of lower energy according to the Stokes shift. The difference in wavelength between excitation and emitted light is used to distinguish the fluorescent signal from the background. The relative analyte concentration can then be determined from the optical power of the fluorescent signal.
This work models and simulates a LOC fluorescence detection system and examines the effect of integrator-based sensor interface circuit and optical system parameters on the limit of detection (LOD). While LOC devices feature enhanced portability, their LOD is often compromised by low inputsignal power and significant noise contributed by the sensor interface circuits. Measurements are also made on an electronic implementation of the sensor interface circuit to validate the proposed methods for improving performance. This paper is organized as follows: Section II presents a model of the optical signal path and describes the physical parameters affecting the LOD. Section III analyzes the noise sources of the sensor interface electronics. Section IV provides simulation results of the circuit noise and quantifies the LOD of the system. Experimental results are provided in Section V and Section VI concludes the paper.
II. FLUORESCENCE DETECTION MODEL

A. Optical Signal Model
The optical power of the signal is determined by considering a parametrized model of a typical fluorescence detection LOC shown in Fig. 1 . A microfluidic capillary of width w and depth d is centered some height h above a silicon photodiode of area A P D constructed on a CMOS chip. The capillary is illuminated from above using a light-emitting diode (LED) which provides uniform light intensity I LED . The capillary is filled with a biological analyte conjugated with a fluorophore of concentration c, with an effective extinction coefficient ε and quantum yield φ. There is an optical filter located between the capillary and the photodiode which exhibits an optical density of OD F l to the emitted fluorescent light and OD B for the excitation light. As the fluorescent light is emitted isotropically, not all the light is collected by the photodiode. The fraction that is collected is described by the light collection efficiency coefficient LCE F l . Similarly, not all excitation (background) light is collected, which is accounted for by the LCE B coefficient. If the fluorescent signal is emitted from a point source located at the bottom of the channel, LCE F l is given by
where r is the radius of a circular photodiode. The total optical power measured by the photodiode consists of two components: excitation light P B and fluorescent light P F l [3] . These can be calculated from
where A Ch is the area of the capillary collected by the photodiode. These systems normally require significant filtering of the background light because P B is often three to four orders of magnitude greater than P F l .
B. Limit of Detection
The LOD is normally defined as the lowest concentration of fluorescent material that can be detected with a signal-tonoise ratio (SNR) of three [4] . Based on (3), the fluorophore concentration at the LOD, c LOD (in mol/L), can be expressed as
where V o,n is the total output-referred rms noise voltage produced by electronic noise sources, resp is the photodiode responsivity (in A/W) and R is the gain (transimpedance) of the sensor interface circuit.
III. SENSOR INTERFACE CIRCUIT ANALYSIS
The sensor interface circuit shown in Fig. 2 contains a capacitive transimpedance amplifier (CTIA) connected to the photodiode, followed by a sample and hold (S/H), and unitygain output buffer. While resistive transimpedance amplifiers (TIAs) are also suitable for photodiode interfacing, the linear feedback resistors associated with these amplifiers would occupy a prohibitively large silicon area if a gain greater than 10 MΩ is required. Furthermore, the gain is restricted to a single value unless a resistor bank and controlling logic are added, both of which increase the area and interface requirements of the chip. The transimpedance R of a CTIA is given by R = T int /C int , where T int is the integration time and C int is the feedback capacitor value. The CTIA is more flexible than a resistive TIA because the gain can be easily varied by adjusting the integration period. Additionally, the CTIA gain is inversely proportional to C int , resulting in higher gain while using a passive component that occupies less circuit area compared to a resistive TIA.
A. Frequency-domain Response
The feedback capacitor of the CTIA must be periodically reset to avoid saturation of the output. Due to the switched nature of the CTIA, the frequency-domain output voltage V out of the sensor interface is given by [5] 
where i P D is the total current flowing through the photodiode; f k = f − k/T s , in which T s is the complete integrate and hold duration; sinc(x) = sin(πx)/(πx); and both operational amplifiers (op amps) are considered ideal. The sinc function outside the summation is due to the periodic integration and reset of the CTIA while the sinc inside is produced by the hold operation. The summation with index k indicates that the sensor interface is sampled off chip to permit data analysis. Since the photodiode signal is only sampled once per integration period, (5) reduces to
where f p = f − p/T s and f < 0.5/T s as required by the Nyquist criterion.
B. Circuit Noise
The sensor interface circuit contains multiple noise sources which affect the measurement LOD. These sources include the op amp input-referred noise voltage having the power spectral density (PSD) v n 2 (f ), noise current applied to the circuit input with PSD i n 2 (f ), and current noise generated by the various switches i SW 2 (f ). The total output voltage noise PSD depends on whether the circuit is in the integration mode or reset mode. The noise sources active in each of these modes are displayed in Fig. 3 . The output noise of the sensor interface circuit is determined below. Fig.   3 includes photon shot noise, thermal noise due to photodiode parasitic resistance R P D , and dark current shot noise, and is given by
1) Photodiode Noise Sources:
where i Dark is the photodiode dark current, i B is the photocurrent generated from the background, q is the charge of an electron, k is the Boltzmann constant, and T is temperature. This noise PSD is shaped by the response in (6) . Assuming that the pole generated by the hold capacitor is at high frequency, the total output-referred noise voltage v o,in 2 (computed by integrating the PSD from zero to f = 0.5/T s ) is described by 2) CTIA Op Amp Noise: During the integration stage, the noise generated by the CTIA op amp is amplified by the feedback configuration of the integrating capacitor and effective capacitance of the photodiode C P D . The outputreferred voltage noise PSD S CTIA,int (f ) is therefore given by
For the hold/reset mode of operation, the op amp noise amplification is near unity, resulting in an output-referred noise PSD S CTIA,hold (f ) that is the input-referred noise multiplied by the duty cycle:
This description is valid even when the CTIA op amp is not connected directly to the output. The noise is applied across C int while the CTIA is in reset, and is sampled onto the capacitor when the CTIA returns to the integration mode.
3) Switch Noise:
If it is assumed that all noise due to switch on resistance is band-limited by the nearest capacitor C, the mean square noise voltage generated is equal to kT /C scaled by the duty cycle over which the switch is active. Fig. 4 shows the output-referred noise voltage PSDs computed using the above equations.
IV. SIMULATION RESULTS
Transient noise simulations of the sensor interface circuit are performed using Cadence Spectre with the following parameters: C P D = 3.2 pF, C int = 10 pF, C H = 100 fF, and T s = 500 μs. The effect of varying the integration time on the total output rms voltage noise (given by (8) ) is investigated as this parameter is easily tunable in a LOC system. Applying a 3.52 × 10 −26 A 2 /Hz white noise current source across the photodiode (equivalent to the shot noise of a 110-nA dc photodiode current) and sweeping the integration time produces the graph in Fig. 5a . The predicted and simulated results are in good agreement.
The CTIA op amp noise is simulated by applying a 9.5 × 10 −15 V 2 /Hz white noise voltage source to the non-inverting terminal. This value is based on simulation results from the design of a single-stage CMOS op amp in the AMS process. Fig. 5b shows the total rms output voltage noise from transient noise simulations and through integration of the PSDs in (9) and (10) as a function of T int . The lowest curve in the graph assumes that the noise sources producing the calculated PSDs are uncorrelated. However, the calculated and simulated results are in closer agreement when 50% correlation between outputreferred CTIA integration and reset noise is assumed.
To determine the effect of circuit noise on the system LOD, (4) is evaluated using the noise relationships derived above and the optical signal model. The following parameter values are assumed: [6] , φ = 0.61 [7] , and ε = 2.7 × 10 4 (cm · M) −1 [3] , [7] .
MATLAB simulations are used to evaluate the impact of system parameters on the LOD of the device, as shown in Fig. 6 . Reducing the value of C int increases both the signal gain and noise gain, as determined by (6) and (9), respectively. When op-amp noise becomes dominant, no further improvement in LOD is achieved (Fig. 6a) . Alternatively, reducing the total op-amp input-referred noise improves the LOD until the baseline shot noise becomes the dominant source resulting in no further LOD improvement (Fig. 6b) . The photodiode sizing has a significant impact on the signal collection. Increasing the diode size increases LCE F l , however it also increases P B and the associated shot noise. This results in an optimal sizing of the photodiode dependent on the optical geometry. For the configuration shown in Fig. 1 , the optimal photodiode radius is roughly equal to the width of the microfluidic channel. Increasing T int improves the LOD. Because the signal power grows by the square of T int and the shot noise power grows linearly, the LOD always improves with increased integration time.
V. EXPERIMENTAL RESULTS
The sensor interface circuit in Fig. 2 has been custom designed in an AMS 0.35-μm CMOS process to verify the calculated and simulation results. Unfortunately, a physical design error prevented complete characterization of the chip. However, a discrete implementation of the circuit was implemented using an Edmund Optics NT53-372 photodiode and the Texas Instruments IVC102 discrete precision switched integrator TIA chip. The operation of the latter device is similar to that of the CMOS chip. The discrete integrator and photodiode are operated on a printed-circuit board and a LED and low-noise driver circuit [8] are mounted 2.5 cm above the photodiode. The light intensity is modulated over a range of frequencies and, as shown in Fig. 7a , the integrator output voltage magnitude response is found to agree with (6).
Measurement of the output noise of the discrete implementation of the sensor interface circuit is used to calculate the LOD for the proposed LOC geometry. Increased integration period demonstrates the same trend as the model, as shown in Fig. 7b . The measured results exhibit a slightly lower LOD than expected. This is accounted for by lower than anticipated op-amp noise.
This implementation of the sensor interface circuit provides a total output noise which would allow for a LOD of 7.2 μM for the microfluidic configuration proposed in Section II-A (adapted for the area of the discrete photodiode). This LOD results from the maximum integration period before the CTIA output saturates. This is a relatively high LOD [3] . It results from the large value of A P D which increases the total shot noise produced by the background excitation.
VI. CONCLUSION
Integrator-based fluorescence signal acquisition can be improved for LOC applications by maximizing the amount of charge that is integrated from the signal. The signal channel characteristics can be modeled using the work presented here to estimate the LOD of fluorescence detection LOC devices.
